Control Flow and Arrays

Computer Architecture Riad Bourbia

Computer Sciences department Guelma University

[Adapted from slides of Dr. Mudawar, & El-maleh]

Presentation Outline

Control Flow: Branch and Jump Instructions

Translating If Statements and Boolean Expressions

✤ Arrays

- Load and Store Instructions
- Translating Loops and Traversing Arrays
- Addressing Modes

Control Flow

- High-level programming languages provide constructs:
 - ♦ To make decisions in a program: IF-ELSE
 - \diamond To repeat the execution of a sequence of instructions: LOOP
- The ability to make decisions and repeat a sequence of instructions distinguishes a computer from a calculator
- All computer architectures provide control flow instructions
- Essential for making decisions and repetitions
- These are the conditional branch and jump instructions

MIPS Conditional Branch Instructions

- MIPS compare and branch instructions:
 - beq Rs, Rt, label if (Rs == Rt) branch to label
 - bne Rs, Rt, label if (Rs != Rt) branch to label
- MIPS compare to zero & branch instructions:

Compare to zero is used frequently and implemented efficiently

- **bltz Rs, label** if (**Rs < 0**) branch to **label**
- bgtz Rs, label if (Rs > 0) branch to label
- **blez Rs, label** if (**Rs <= 0**) branch to **label**
- bgez Rs, label if (Rs >= 0) branch to label

beqz and bnez are defined as pseudo-instructions.

Branch Instruction Format

Branch Instructions are of the I-type Format:

Op ⁶	Rs⁵	Rt⁵		16-bit offset					
Instruction I-Type Format									
beq Rs	, Rt, labe	1	Op = 4	Rs	Rt	16-bit Offset			
bne Rs	, Rt, labe	1	Op = 5	Rs	Rt	16-bit Offset			
blez Rs	, label		0p = 6	Rs	0	16-bit Offset			
bgtz Rs	, label		Op = 7	Rs	0	16-bit Offset			
bltz Rs	, label		Op = 1	Rs	0	16-bit Offset			
bgez Rs	, label		Op = 1	Rs	1	16-bit Offset			

- The branch instructions modify the PC register only
- *** PC-Relative addressing**:

If (branch is taken) PC = PC + 4 + 4×offset else PC = PC+4

Unconditional Jump Instruction


- The unconditional Jump instruction has the following syntax:
 - j label # jump to label
 - • •

label:

- The jump instruction is always taken
- The Jump instruction is of the J-type format:

Op⁶ = 2 26-bit address

The jump instruction modifies the program counter PC:



Translating an IF Statement

Consider the following IF statement:

if (a == b) c = d + e; else c = d - e;

Given that a, b, c, d, e are in \$t0 ... \$t4 respectively

How to translate the above IF statement?

	bne	\$t0,	\$t1,	else
	addu	\$t2,	\$t3,	\$t4
	j	next		
else:	subu	\$t2,	\$t3,	\$t4
next:	• • •			

Logical AND Expression

Programming languages use short-circuit evaluation

If first condition is false, second condition is skipped

if ((\$t1 > 0) && (\$t2 < 0)) {\$t3++;}

# Or	# One Possible Translation								
	bgtz	\$t1, L1	<pre># first condition</pre>						
	j	next	<pre># skip if false</pre>						
L1:	bltz	\$t2, L2	<pre># second condition</pre>						
	j	next	<pre># skip if false</pre>						
L2:	addiu	\$t3, \$t3, 1	<pre># both are true</pre>						
next	t:								

Better Translation of Logical AND

if ((\$t1 > 0) && (\$t2 < 0)) {\$t3++;}

Allow the program to **fall through** to second condition

- !(\$t1 > 0) is equivalent to (\$t1 <= 0)
- !(\$t2 < 0) is equivalent to (\$t2 >= 0)

Number of instructions is reduced from **5** to **3**

# Better	Translation	
blez	\$t1, next	<pre># 1st condition false?</pre>
bgez	\$t2, next	<pre># 2nd condition false?</pre>
addiu	\$t3, \$t3, 1	# both are true
next:		

Logical OR Expression

Short-circuit evaluation for logical OR

If first condition is true, second condition is skipped

if ((\$t1 > 0) || (\$t2 < 0)) {\$t3++;}

Use fall-through to keep the code as short as possible

bgtz \$t1, L1	<pre># 1st condition true?</pre>
bgez \$t2, next	<pre># 2nd condition false?</pre>
L1: addiu \$t3, \$t3, 1	L # increment \$t3
next:	

Compare Instructions

- MIPS also provides set less than instructions
 - slt Rd, Rs, Rt if (Rs < Rt) Rd = 1 else Rd = 0
 - sltu Rd, Rs, Rt unsigned <</pre>
 - slti Rt, Rs, imm if (Rs < imm) Rt = 1 else Rt = 0
 sltiu Rt, Rs, imm unsigned <</pre>
- Signed / Unsigned comparisons compute different results

Given that: **\$t0** = **1** and **\$t1** = **-1** = **0xfffffff**

- slt \$t2, \$t0, \$t1 computes \$t2 = 0
- sltu \$t2, \$t0, \$t1 computes \$t2 = 1

Compare Instruction Formats

Instruction		n	Meaning	Format						
slt	Rd,	Rs,	Rt	$Rd=(Rs <_{s} Rt)?1:0$	0p=0	Rs	Rt	Rd	0	0x2a
sltu	Rd,	Rs,	Rt	Rd=(Rs < _u Rt)?1:0	0p=0	Rs	Rt	Rd	0	0x2b
slti	Rt,	Rs,	im	Rt=(Rs < _s im)?1:0	0ха	Rs	Rt	16-bit immediate		
sltiu	Rt,	Rs,	im	Rt=(Rs < _u im)?1:0	0xb	Rs	Rt	16-bit immediate		

The other comparisons are defined as pseudo-instructions:

seq, sne, sgt, sgtu, sle, sleu, sge, sgeu

Ps	eudo-Instruction	Equivalent MIPS Instructions				
sgt	\$t2, \$t0, \$t1	slt \$t2, \$t1, \$t0				
seq	\$t2, \$t0, \$t1	subu \$t2, \$t0, \$t1 sltiu \$t2, \$t2, 1				

Pseudo-Branch Instructions

MIPS hardware does NOT provide the following instructions:

blt, bltu	branch if less than	(signed / unsigned)
ble, bleu	branch if less or equal	(signed / unsigned)
bgt, bgtu	branch if greater than	(signed / unsigned)
bge, bgeu	branch if greater or equal	(signed / unsigned)

✤ MIPS assembler defines them as pseudo-instructions:

Pseudo-Instructi	ion	Equivalent MIPS Instructions					
blt \$t0, \$t1, la	bel	slt \$at, \$t0, \$t1 bne \$at, \$zero, label					
ble \$t0, \$t1, la	bel	slt \$at, \$t1, \$t0 beq \$at, \$zero, label					

\$at (\$1) is the assembler temporary register

Using Pseudo-Branch Instructions

- Translate the IF statement to assembly language
- \$t1 and \$t2 values are unsigned

if(\$t1 <= \$t2) {	bgtu \$t1, \$t2, L1
\$t3 = \$t4;	move \$t3, \$t4
}	L1:

\$t3, \$t4, and \$t5 values are signed

if ((\$t3 <= \$t4) &&	bgt \$t3, \$t4, L1
(\$t4 >= \$t5)) {	blt \$t4, \$t5, L1
\$t3 = \$t4 + \$t5;	addu \$t3, \$t4, \$t5
}	L1:

Conditional Move Instructions

Instruction		Meaning	R-Type Format		nat				
movz	Rd, Rs, R	t	if (Rt==0) Rd=Rs	0p=0	Rs	Rt	Rd	0	0 ха
movn	Rd, Rs, R	t	if (Rt!=0) Rd=Rs	0p=0	Rs	Rt	Rd	0	0xb

if (\$t0 == 0) {\$t1=\$t2+\$t3;} else {\$t1=\$t2-\$t3;}

bne \$t0, \$0, L1	addu \$t1, \$t2, \$t3
addu \$t1, \$t2, \$t3	subu \$t4, \$t2, \$t3
j L2	movn \$t1, \$t4, \$t0
L1: subu \$t1, \$t2, \$t3	
L2:	

Conditional move can eliminate branch & jump instructions

Next . . .

Control Flow: Branch and Jump Instructions

Translating If Statements and Boolean Expressions

Arrays

Load and Store Instructions

Translating Loops and Traversing Arrays

Addressing Modes

Arrays

- In a high-level programming language, an array is a homogeneous data structure with the following properties:
 - $\diamond\,$ All array elements are of the same type and size
 - \diamond Once an array is allocated, its size cannot be modified
 - \diamond The base address is the address of the first array element
 - \diamond The array elements can be indexed
 - ♦ The address of any array element can be computed
- ✤ In assembly language, an array is just a block of memory
- ✤ In fact, all objects are simply blocks of memory
- The memory block can be allocated statically or dynamically

Static Array Allocation

- An array can be allocated statically in the data segment
- ✤ A data definition statement allocates static memory:


label: .type value0 [, value1 ...]

- **label:** is the name of the array
- .type directive specifies the size of each array element
- value0, value1 ... specify a list of initial values
- Examples of static array definitions:
 - arr1: .half 20, -1 # array of 2 half words
 - arr2: .word 1:5 # array of 5 words (value=1)
 - arr3: .space 20 # array of 20 bytes
 - str1: .asciiz "Null-terminated string"

Watching Values in the Data Segment

🔲 Data Segme	ent							r 🛛
Address	Value (+0)	Value (+4)	Value (+8)	Value (+c)	Value (+10)	Value (+14)	Value (+18)	Value (+1c)
0x10010000	0xffff0014	0x0000001	0x00000001	0x00000001	0x00000001	0x0000001	0x00000000	0x00000000 🔺
0x10010020	0x00000000	0x00000000	0x00000000	0x6c6c754e	0x7265742d	0x616e696d	0x20646574	0x69727473 💻
0x10010040	0x0000676e	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000 👻
•				,				
Image: state of the sector								
Data Segme					Audiesses	nexauecimal v		ட ் றி
Data Segme		Value (+4)	Value (+8)	Value (+c)	Value (+10)	Value (+14)	Value (+18)	
	ent							r 0
Address	ent Value (+0)	Value (+4)	Value (+8)	Value (+c)	Value (+10)	Value (+14)	Value (+18)	¤ ^t ⊿¹ Value (+1c)
Address 0x10010000	ent Value (+0) \0 .	Value (+4) \0 \0 \0 .	Value (+8) \0 \0 \0 .	Value (+c) \0 \0 \0 .	Value (+10) \0 \0 \0 .	Value (+14)	Value (+18)	value (+1c) \0 \0 \0 \0 ▲
Address 0x10010000 0x10010020	ent Value (+0) \0 . \0 \0 \0 \0	Value (+4) \0 \0 \0 . \0 \0 \0 \0	Value (+8) \0 \0 \0 . \0 \0 \0 \0	Value (+c) \0 \0 \0 . 1 1 u N	Value (+10) \0 \0 \0 . r e t -	Value(+14) \0 \0 \0 . a n i m	Value (+18) \0 \0 \0 \0 d e t	Value (+1c) \0 \0 \0 \0 ▲ i r t s

- The labels window is the symbol table
 - ♦ Shows labels and corresponding addresses
- The la pseudo-instruction loads the address of any label into a register




Dynamic Memory Allocation

- One of the functions of the OS is to manage memory
- ✤ A program can allocate memory on the heap at runtime
- The heap is part of the data segment that can grow at runtime
 The program makes a system call (\$v0=9) to allocate memory

.text

• • •	
li \$a0, 100	<pre># \$a0 = number of bytes to allocate</pre>
li \$v0, 9	# system call 9
syscall	# allocate 100 bytes on the heap
move \$t0, \$v0	<pre># \$t0 = address of allocated block</pre>

Allocating Dynamic Memory on the Heap




Computing the Addresses of Elements

- In a high-level programming language, an array is indexed array[0] is the first element in the array array[i] is the element at index i &array[i] is the address of the element at index i &array[i] = &array + i × element_size
- For a 2D array, the array is stored linearly in memory
 matrix[Rows][Cols] has (Rows × Cols) elements
 &matrix[i][j] = &matrix + (i×Cols + j) × element_size
- * For example, to allocate a matrix[10][20] of integers: matrix: .word 0:200 # 200 words (initialized to 0) &matrix[1][5] = &matrix + (1×20 + 5)×4 = &matrix + 100

Element Addresses in a 2D Array

Address calculation is essential when programming in assembly




&matrix[i][j] = &matrix + (i×COLS + j) × Element_size

Load and Store Instructions

- Instructions that transfer data between memory & registers
- Programs include variables such as arrays and objects
- These variables are stored in memory
- Load Instruction:
 - \diamond Transfers data from memory to a register
- Store Instruction:
 - ♦ Transfers data from a register to memory

Memory address must be specified by load and store




Load and Store Word

- Load Word Instruction (Word = 4 bytes in MIPS)
- Store Word Instruction
 - sw Rt, imm(Rs) # Rt → MEMORY[Rs+imm]

Base / Displacement addressing is used

- Memory Address = Rs (base) + Immediate (displacement)
- ♦ Immediate¹⁶ is sign-extended to have a signed displacement




Example on Load & Store

- Translate: A[1] = A[2] + 5 (A is an array of words)
- Given that the address of array A is stored in register \$t0

lw	\$t1, 8(\$t0)	# \$t1 = A[2]
addiu	\$t2, \$t1, 5	# \$t2 = A[2] + 5
SW	\$t2, 4(\$t0)	# A[1] = \$t2

Index of A[2] and A[1] should be multiplied by 4. Why?



Load and Store Byte and Halfword

The MIPS processor supports the following data formats:

 \diamond Byte = 8 bits, Half word = 16 bits, Word = 32 bits

Load & store instructions for bytes and half words

 \diamond lb = load byte, lbu = load byte unsigned, sb = store byte

 \diamond Ih = load half, Ihu = load half unsigned, sh = store halfword

- Load expands a memory value to fit into a 32-bit register
- Store reduces a 32-bit register value to fit in memory

		32-bit I	Register	·		
S	sign – extend			S	S	b
0	zero – extend			0		bu
S	sign – extend	S	S	ł	า	
0	zero – extend	0		h	u	

Load and Store Instructions

	Instruction Meaning			ruction Meaning I-Type		
1b	Rt, imm(Rs)	Rt \leftarrow_1 MEM[Rs+imm]	0x20	Rs	Rt	16-bit immediate
lh	Rt, imm(Rs)	Rt ←₂ MEM[Rs+imm]	0x21	Rs	Rt	16-bit immediate
lw	Rt, imm(Rs)	Rt ←₄ MEM[Rs+imm]	0x23	Rs	Rt	16-bit immediate
lbu	Rt, imm(Rs)	Rt \leftarrow_1 MEM[Rs+imm]	0x24	Rs	Rt	16-bit immediate
lhu	Rt, imm(Rs)	Rt ←₂ MEM[Rs+imm]	0x25	Rs	Rt	16-bit immediate
sb	Rt, imm(Rs)	Rt \rightarrow_1 MEM[Rs+imm]	0x28	Rs	Rt	16-bit immediate
sh	Rt, imm(Rs)	Rt \rightarrow_2 MEM[Rs+imm]	0x29	Rs	Rt	16-bit immediate
SW	Rt, imm(Rs)	Rt \rightarrow_4 MEM[Rs+imm]	0x2b	Rs	Rt	16-bit immediate

* Base / Displacement Addressing is used

- Memory Address = Rs (Base) + Immediate (displacement)
- If Rs is \$zero then
 Address = Immediate (absolute)
- If Immediate is 0 then Address = Rs (register indirect)

Next . . .

Control Flow: Branch and Jump Instructions

Translating If Statements and Boolean Expressions

✤ Arrays

Load and Store Instructions

Translating Loops and Traversing Arrays

Addressing Modes

Translating a WHILE Loop

Consider the following WHILE loop:

i = 0; while (A[i] != value && i<n) i++;</pre>

Where A is an array of integers (4 bytes per element)

Translate WHILE loop: \$a0 = &A, \$a1 = n, and \$a2 = value &A[i] = &A + i*4 = &A[i-1] + 4

	li	\$t0,	0	# \$t0 = i = 0
loop:	lw	\$t1,	0(\$a0)	# \$t1 = A[i]
	beq	\$t1,	\$a2, done	# (A[i] == value)?
	beq	\$t0,	\$a1, done	# (i == n)?
	addiu	\$t0,	\$t0, 1	# i++
	addiu	\$a0,	\$a0,4	# \$a0 = &A[i]
	j	loop		<pre># jump backwards to loop</pre>
done:	• • •			

Copying a String

A string in C is an array of chars terminated with null char

```
i = 0;
do { ch = source[i]; target[i] = ch; i++; }
while (ch != '\0');
```

Given that: **\$a0 = &target** and **\$a1 = &source**

loop:

lb \$t0, 0(\$a1)	<pre># load byte: \$t0 = source[i]</pre>
sb \$t0, 0(\$a0)	<pre># store byte: target[i]= \$t0</pre>
addiu \$a0, \$a0, 1	# \$a0 = ⌖[i]
addiu \$a1, \$a1, 1	# \$a1 = &source[i]
bnez \$t0, loop	<pre># loop until NULL char</pre>

Initializing a Column of a Matrix

M = new int[10][5]; // allocate M on the heap
int i;
for (i=0; i<10; i++) { M[i][3] = i; }</pre>

# &M[i][3] = &	M + (i*5 +	- 3) * 4 = &M + i*20 + 12
li \$a0,	200	# \$a0 = 10*5*4 = 200 bytes
li \$v0,	9	# system call 9
syscall		# allocate 200 bytes
move \$t0,	\$v0	# \$t0 = &M
li \$t1,	0	# \$t1 = i = 0
li \$t2,	10	# \$t2 = 10
L: sw \$t1,	12(\$t0)	# store M[i][3] = i
addiu \$t1,	\$t1, 1	# i++
addiu \$t0,	\$t0, 20	# \$t0 = &M[i][3]
bne \$t1,	\$t2, L	# if (i != 10) loop back

Addressing Modes

- ✤ Where are the operands?
- How memory addresses are computed?

Immediate Addressing

 Op^6 Rs^5 Rt^5 16-bit immediate \longrightarrow One Operand is a constant


Register Addressing

 Op⁶
 Rs⁵
 Rt⁵
 Rd⁵
 sa⁵
 funct⁶
 Operands are in registers


 I
 I
 Register

Memory Addressing (load/store)

Base / Displacement Addressing



Branch / Jump Addressing Modes



Jump and Branch Limits

✤ Jump Address Boundary = 2²⁶ instructions = 256 MB

- ♦ Text segment cannot exceed 2²⁶ instructions or 256 MB
- ♦ Upper 4 bits of PC are unchanged

Target Instruction Address



- Branch Address Boundary
 - Sranch instructions use I-Type format (16-bit immediate constant)
 - ♦ PC-relative addressing:

PC³⁰ + immediate¹⁶ + 1

00

00

- Target instruction address = PC + 4×(1 + immediate¹⁶)
- During assembly: immediate=(Target address (PC+4))/4, where PC contains address of current instruction

Jump and Branch Limits

- During execution, PC contains the address of current instruction (thus we add 1 to immediate¹⁶).
- Maximum branch limit is -2¹⁵ to +2¹⁵-1 instructions.
- If immediate is positive => Forward Jump
- If immediate is negative => Backward Jump

```
✤ Example
```

					Forward Jump
					During assembly:
		0			Immediate=(Next-(PC+4))/4=(20-12)/4=2
	Again:	4			During execution:
		8	beq	\$s1,\$s2,Next	PC=PC+4*(immediate+1)=8+4*(3)=20
		12			
		16	bne	<pre>\$s1,\$zero,Again</pre>	Backward Jump
	Next:	20		·····	During assembly:
NEAL	HCAC.	20			Immediate=(Again-(PC+4))/4=(4-20)/4=-4
					During execution:
					PC=PC+4*(immediate+1)=16+4*(-3)=4

Summary of RISC Design

- ✤ All instructions are of the same size
- Few instruction formats
- General purpose registers for data and memory addresses
- Memory access only via load and store instructions
 - \diamond Load and store: bytes, half words, and words
- Few simple addressing modes