















5. Vectorized and Non-Vectorized Interrupts

#### Why isn't everything vectorized?

- > In some simple or older systems, non-vectorized interrupts were sufficient and easier to implement.
- > Vectorized interrupts require additional mechanisms (such as a vector table), which can be costly or unnecessary for some basic devices.
- > Modern systems often favor vectorized interrupts for their speed and efficiency.







### Remarque

- The use of interrupt vectors simplifies the management of different interrupt sources in a system.
- > Each type of interrupt is associated with a specific memory address, making selective interrupt handling easier.
- > This mechanism is commonly used in modern hardware architectures to efficiently organize interrupt management.
- Advantages: The microprocessor immediately recognizes the device that triggered the interrupt.

**Disadvantage:** It is necessary to manage priorities (simultaneous deposits of 2 vectors on the b

- 6. Detection and Handling of an Interrupt in a Simple System
- 1. Interrupt Detection
- 2. Context Saving
- 3. Identifying the Cause of the Interrupt
- 4. Interrupt Acknowledgment
- 5. Interrupt Handling
- 6. Restoring the Context of the Interrupted Program









## 7. Hierarchical Interrupt Systems

### **Interrupt Inhibition**

- ≻ It is the temporary disabling of interrupts.
- > When an interrupt is inhibited, the processor temporarily ignores interrupt signals, thus preventing their handling during this period.
- Inhibition is often used to ensure data integrity in critical situations or during the execution of certain routines that are sensitive to interrupts.

#### 7. Hierarchical Interrupt Systems

### Interrupt Masking

- > Occurs when certain interrupts are temporarily disabled or ignored by the system, usually based on their priority level.
- > Lower-priority interrupts may be masked during the handling of a higher-priority interrupt.
- This helps manage the interrupt hierarchy by ensuring that the most important interrupts are handled first.

7. Hierarchical Interrupt Systems

#### Interrupt Validation

- Occurs when the system decides that the interrupt is valid and must be processed.
- > It may be related to checking certain conditions, such as the status of a device or the presence of a specific event.
- Once validated, the interrupt is typically acknowledged, and its handling can begin.

8. Detection and Handling of an Interrupt in a Hierarchical System

- Interrupt Detection in a Hierarchical System: Involves the recognition of a disruptive event by the hardware or software. Interrupts are typically associated with priority levels, and the system responds accordingly, either by suspending or modifying the ongoing execution.
- Interrupt Handling in a Hierarchical System: Involves the orderly management of interrupts based on their priority level. The interrupt handling routines associated with each level are called sequentially, starting with the highest interrupt level. This ensures a prompt response to the most critical interrupts.

# 9. Interrupt Level Encoding

- > The encoding of interrupt levels depends on the specific architecture of the processor.
- Each processor manufacturer may have its own way of representing interrupt levels in hardware.
- Example: For x86, interrupt levels are often encoded using the status register.
  In the status register, the interrupt flag (IF) controls whether hardware interrupts (maskable) are enabled or disabled.
- When the interrupt flag is set to 1, interrupts are enabled, and when the bit is set to 0, interrupts are disabled.
- The lowest interrupt level (the highest priority level) is generally the highestpriority hardware interrupt level.







